		Application/Control No. 10/541,275	Applicant(s)/Patent Under Reexamination PIRES DOS REIS MOREIRA ET
Notice of References Cited		Examiner Keith Vicary	Art Unit 2183 / Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,212,777	05-1993	Gove et al.	712/229
*	B	US-5,475,856	12-1995	Kogge, Peter M.	712/20
*	C	US-5,664,214	09-1997	Taylor et al.	712/20
*	D	US-5,774,369	06-1998	Horstmann et al.	716/2
*	E	US-5,805,915	09-1998	Wilkinson et al.	712/20
*	F	US-5,828,894	10-1998	Wilkinson et al.	712/20
*	G	US-5,878,241	03-1999	Wilkinson et al.	712/203
*	H	US-6,219,776	04-2001	Pechanek et al.	712/20
*	I	US-6,487,651	11-2002	Jackson et al.	712/13
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Belton, David "Basic Gate and Functions" 12/06/2000; http://www.ee.surrey.ac.uk/Projects/Labview/gatesfunc/index.html
	V	PLA Logic Reduction Technique; IBM Technical Disclosure Bulletin NN81091837, September 1981, US; vol. 4, issue 4, pages 1837-1841
	W	"Method for Removing Redundancies From Programmable Logic Arrays"; IBM Technical Disclosure Bulletin, March 1986, US☐☐, vol. 28, isssue 10, pages 4677-4682
	X	"Efficient interconnects for clustered microarchitectures, " Parcerisa, J.-M. Sahuquillo, J. Gonzalez, A. Duato, J. Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on Publication Date: 2002 On page(s): 291- 300

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.